Announcement | Special Supplementary Exams (One-Time-Chance)-May/June-2025

For Admissions Enquire : |

Faculty

Home » Faculty » Mr. M. Mysaiah
profile

Mr. M. Mysaiah

Associate Professor

Qualification:
B.Tech (ECE), M.Tech (VLSI SYSTEM DESIGN), Persuing Ph.D at NIT Warangal

Professional Exp.:
19 Years

Registration Number:
0905-150418-222834

Email Address:
mmysaiah.ece@aceec.ac.in

Mobile Number:

Mr. M. Mysaiah is an experienced academician with 19 years of teaching and research expertise in Electronics and Communication Engineering (ECE). His specialization is in VLSI System Design, where he has contributed significantly through teaching, mentorship, and research.

He is currently pursuing his Ph.D. at NIT Warangal, focusing on Nanoelectronics and Device modellig in VLSI system design. His academic journey reflects a strong commitment to education, research, and inspiring students through both theoretical and practical approaches.

Educational Qualifications

  • Ph.D. (Pursuing) – NIT Warangal.
  • M.Tech in VLSI System Design – JBIET, Hyderabad (January 2011)
  • B.Tech in Electronics & Communication Engineering (ECE) – Arkay College of Engineering & Technology, Nizamabad(May 20024)

Professional Experience

  • Associate Professor – ACE Engineering College, Ankushapur (April 2015 – Present).
  • Assistant Professor – Vidya Jyothi Institute of Technology, Aziz Nagar, Hyderabad(June 2014 – May 2015)
  • Associate Professor – Aurora’s Scientific Technological & Research Academy, Hyderabad (Sept 2012 – June 2014)
  • Assistant Professor – Geethanjali College of Engineering & Technology, Keesara (June 2008 – Sept 2011)
  • Assistant Professor – JBIET, Moinabad (Dec 2004 – May 2008).

Subjects Taught

Subjects taught for B.Tech:

  • VLSI System Design
  • Linear & Digital IC Applications
  • Probability Theory & Stochastic Processes
  • Control Systems
  • Electronic Devices & Circuits
  • System on Chip Architecture.
  • Wireless communications.
  • STLD

Subjects taught for M.Tech:

  • CPLD & FPGA Architectures and  Applications.
  • Low power VLSI
  • SOCA

Core Research Domains:

  • Nanoelectronic Devices and Circuits (VLSI)

Current Research Focus:

  • Design and implementation of nanoelectronic circuits using advanced VLSI methodologies.

Industry ready PTP (Placement Training Program) Trainer:

  • Digital Design Trough Verilog HDL.
  • VLSI Layout design( Core ECE Softwares)

Additional Responsibilities in the Department:

  • Department-Time table in-charge.
  • In-charge of News Letter. 
  • Coordinator of web Portal (ECE Dept).
  • Dept. sports coordinator.
  • Class in-charge.
  • Published a paper onREVOLUTIONIZING BANKING: OTP AND FINGERPRINT AUTHENTICATION’ VOL 30. ISSUE 01, ISSN NO: 0889-6402, Organization Development Journal (ODJ Journal).
  • Published a paper on ‘HOME AUTOMATION USING BLUETOOTH’ Vol.23 No.01, ISSN: 1005-0299, Journal of MATERIAL SCIENCE AND TECHNOLOGY, January 2024.
  • Published a paper on ‘IMAGE PROCESSING BASED FIRE DETECTION BY USING RASPBERRY’ Vol 14 Issue 06, 2023, ISSN: 0377-9254 Journal of Engineering Sciences.
  • Published a paper on ‘WATER QUALITY LEVEL MONITORING SYSTEM USING ARDUINO’ Vol 14 Issue 06, 2023, ISSN: 0377-9254 Journal of Engineering Sciences.
  • Published a paper onJUMPING JACK GAME DESIGNING USING ARDUINO UNO’ Vol 14 Issue 06, 2023, ISSN: 0377-9254 Journal of Engineering Sciences.
  • Published a paper onBLUETOOTH BASED AGROBOT USED TO SPRAY THE PESTICIDES’ Vol 14 Issue 06, 2023, ISSN: 0377-9254 Journal of Engineering Sciences
  • Published a paper onWIRELESS DATA TRANSMISSION USING LORA’ VOL 29. ISSUE 06, ISSN NO: 0889-6402, Organization Development Journal (ODJ Journal).
  • Published a paper onIOT BASED THEFT DETECTION USING RASPBERRY PI’ VOL 29. ISSUE 06, ISSN NO: 0889-6402, Organization Development Journal (ODJ Journal).
  • Published a paper on ‘Implementation Of 2’s Complement Of 4-Bit Binary Numbers Using Majority Logic’, ISSN NO: 0377-9254, Journal of engineering services, September 2019.
  • Published a paper on “Performance Approach of AODV, DSR and DSDV protocols IEEE 8021.15.4 for vehicular networks Using NS2” Vol.6, No.1, E-ISSN: 2321- 9637, January 2018.

Certified Courses:

  • Certification by NPTEL “Integrated Circuits, MOS ” March 2024

FDPs, Workshops & Webinars Attended:

  • Five Day National level Faculty Development Programme on “Artificial Intelligence“ (22 to 26 May 2020 by CMR Engineering College in collaboration with NYCI & Brainovision Solutions India Pvt.Ltd . 
  • Five Day Faculty Development Program on “Advanced python programming using Django ” ( 21 to 25 May 2020 by Malineni lakshmaiah women’s engineering college). 
  • Five Day Faculty Development Program on “Innovative trends in Data Analysis with AI ” ( 26 to 30 May 2020 by Malineni lakshmaiah women’s engineering college) .
  • One week online FDP on “Internet of Things (IoT) for emerging applications” (10 to 14 May 2020 by KITS, Warangal). 
  • One week FDP on “Internet of Things (IoT) and Artificial Intelligence“ (01 to 06 June 2020 by KL University, Guntur).
  • Participated in a webinar on “The New Face of Higher Education after COVID-19” conducted by ACHARYA NAGARJUNA UNIVERSITY on 10 May 2020. 
  • Actively attended the webinar in titled “Research Issues and Career Opportunity in VLSI Design” organized by IEEE Student chapter (STB10084) of K.Ramakrishnan College of Technology, Samayapuram, Trichy on 25 June 2020. 
  • Participated in a webinar on “ Brain computer interface”on 5 June 2020 hosted by NITK-STEP in association with Pantech solutions. 
  • Participated in a webinar on “ Brain controlled robot design”on 6 June 2020 hosted by NITK-STEP in association with Pantech solutions.
  • A Two day FDP on “VLSI ECAD LAB Curriculum of JNTU –Industrial Approach” held at SNIST during 24th and 25th January 2019.
  • Faculty development program on “Teaching Methodologies” in 2007 June, conducted by JBIET ECE Dept., and TTTI, Chennai.